I. INTRODUCTION
T HE ION-SENSITIVE field-effect transistor (ISFET) was first introduced by Bergveld in the 1970s [1] and, since then, has been widely used in numerous sensing applications [2] - [4] . In recent years, the ISFET has been implemented in commercially available CMOS technologies [3] , [5] . Implementation in CMOS is highly desirable due to the advantages of significantly reduced manufacturing complexity and therefore cost, as well the option for integration, i.e., together with instrumentation or in large sensor arrays [4] , [6] . However, CMOS-based ISFETs suffer from a number of nonideal characteristics [3] , [7] - [9] , such as threshold voltage variation, drift, and noise. In recent years, there has been increasing interest in investigating the source of these effects, and although the fundamental underlying mechanisms are understood, there has been little effort in characterizing and minimizing these [7] , [9] , [10] . Furthermore, although ISFETs have been fabricated in CMOS for a variety of physical geometries [5] , [7] , [11] , [12] , it has not yet been reported how design dimensions impact sensor characteristics. This is a key challenge in designing chemical sensors with reduced dimensions, which are particularly useful in applications such as large-scale highly integrated chemical sensor arrays [4] , [6] .
In this paper, we present an extended model for CMOS-based ISFETs to include both the first-order effects (i.e., intrinsic dimension-related characteristics) and the second-order effects (i.e., nonlinear characteristics). By focusing on the effect of varying the design parameters (i.e., physical dimensions), a capacitance-based model is derived that includes all capacitive structures, the values of which are directly related to physical dimensions. Based on this, threshold voltage, subthreshold slope, chemical transconductance, drift, and noise are analyzed to establish an extended model for CMOS ISFETs. A test chip, including six specific devices with varying core MOSFET (W/L) and chemical sensing area (W c /L c ), has been prototyped to evaluate this model. The measured results demonstrated a good agreement between the proposed model and the performance of fabricated sensors. This paper is organized as follows. Section II proposes the extended CMOS ISFET model incorporating all the design parameters, whereas Section III explains the research methodology and the sensor implementation. Section IV presents measured results with a detailed discussion on both the first-and second-order effects. Finally, Section V concludes this study and indicates how this model can aid sensor and readout circuit design with reduced calibration effort.
II. EXTENDED CMOS ISFET MODEL

A. Overview
Traditionally, ISFET devices have been fabricated as MOSFET devices with the gate metal and oxide being replaced by an insulating sensing membrane [1] . CMOS ISFETs are fabricated by extension (i.e., electrical connection) of the MOSFET intrinsic polysilicon gate (IPG) to the top metal layer [3] , [5] , utilizing the intrinsic passivation as the sensing membrane, as shown in Fig. 1 . Compared with an intrinsic MOSFET device, a CMOS ISFET is essentially a floating-gate MOSFET with one floating-remote-gate voltage influenced by the reference voltage and electrochemical potential. Therefore, in a similar manner to the MOSFET model, the drain current of the ISFETs can be represented as a function of floating-gate voltage V FG and design dimensions [10] . V FG is modulated by 0018-9383/$26.00 © 2011 IEEE chemical potential V chem and the voltage bias applied to the reference electrode. V chem is a combination of the potential drop between the interface and pH-induced potential, as given in [3] . Since the potential of the reference electrode must remain constant with varying pH, the potential across the electrolyte insulator is the only value influenced by the change in pH [3] .
The chemical gate voltage and the electrical terminal voltages are coupled to the IPG via different series of capacitors. These capacitors exhibit nonlinear effects on the overall sensor performance such as variation of capacitance [12] and trapped charge [13] , [14] . Among them, passivation capacitance C pass is of great importance; it couples the chemical potential and then influences the sensor chemical response directly. In [10] , a basic CMOS ISFET model based on passivation capacitance for weak inversion was proposed, illustrating transconductance efficiency reduction compared with the corresponding MOSFET characteristic. In this paper, we develop a more complete model that focuses on the impact of the stacked capacitance on the sensor characteristics and the relationship between capacitance and design dimensions, i.e., W/L and W c /L c , respectively. Fig. 2 illustrates the proposed model that incorporates the various capacitance, including the trapped charge, to analyze the electrical performance of the devices. The parameters are given in the Appendix. This model includes both the intrinsic and parasitic capacitors and provides a clear relationship between biasing and floating-gate voltages. We intentionally omit the parasitic capacitance seen from either the floating gate or passivation to the channel since this capacitance is relatively small compared with the gate-oxide capacitance and is therefore negligible. The faradaic impedance of the electrolyte and reference electrode is also neglected in this model since they have negligible effects on the electrical performance of the devices. Parasitic capacitance coupled to the floating gate includes two parts, namely, overlap capacitance within the transistor and extrinsic parasitics caused by the extended metal gate (EMG). The first value is embedded within the MOSFET model, whereas the second term can be extracted by either simulation tools or experiments [15] . At the passivation node, the parasitic capacitance can be estimated by the simple parallel-plate capacitor model, resulting in a relatively smaller capacitance than chemical capacitance C Gouy and C Helm [10] , [16] .
When modeling the passivation capacitance of an ISFET, a simple parallel-plate capacitor model is not sufficient since the corresponding fringing fields are considerably large due to the large metal-to-dielectric thickness ratio. Detailed analytical derivation is beyond the scope of this paper. Instead, we used a finite-element analysis (FEA) tool (Ansoft Maxwell 3-D) [17] to simulate a simple chemical sensing area model using SiO 2 and Si 3 N 4 as the dielectric medium and two aluminum plates as the electrodes, representing the floating metal and electrolyte, respectively. Depending on the FEA results, the passivation capacitance for a common CMOS technology with SiO 2 and Si x N y as passivation layers can be simplified to
where ε SiO 2 and ε Si x N y are the dielectric constants, d is the thickness for corresponding layers, and β is the chemical area scaling factor due to nonlinear effects such as the fringing field. Therefore, the drain current of ISFETs can be represented by a function of design dimensions, biasing, ion concentration (i.e., pH in this paper), and ISFET threshold voltage, i.e.,
In order to incorporate the sensors into a measurement system, the threshold voltage, transconductance, drift, and noise are required for readout or calibration circuit design and will be discussed in the succeeding sections.
B. Threshold Voltage
ISFET threshold voltage V thISFET is defined as the remote gate to the source voltage required for turning on the underlying transistor. This value, however, commonly exhibits a non-pHrelated large threshold voltage variation [3] , [10] . This can prevent its operation when standard supply voltages are used, in addition to limiting output resolution and accuracy. Reasons for this effect are reported to be due to a trapped charge, either within the passivation layer and/or the EMG connected to the IPG [11] . UV irradiation [18] and hot-electron injection [11] have been used to remove this and thus reduce any threshold mismatch.
In order to determine the origin of the threshold voltage variation, charge equilibrium is established on the floating nodes (both the floating gate and passivation), as described in the following equations:
For the passivation:
For the floating gate:
where Q TCp is the trapped charge within the passivation, V pass is the potential drop across the passivation layer, V ref is the reference voltage in bulk solution, V sub is the substrate voltage, Q TCfg is the trapped charge within the floating gate, and ψ sa is the surface potential of the channel. Then, the floating-gate voltage of the device was derived, i.e.,
Floating-gate voltage V FG and threshold voltage for the MOSFET V th , as described in [19] , can be combined to form the following equation:
It should be noted that the pH-related term is accounted for in κ, which contains V chem and C chem [20] , [21] . Here, only the first- order dc characteristics are considered, and therefore, it can be assumed that κ and C chem are constant.
In (6), it is shown that the four factors influencing the threshold voltage of the device are as follows: the intrinsic V th of the MOSFET enhanced by the capacitance ratio, the parasitic effect of constant biasing due to floating-gate nodes, the trapped charge within both the floating-gate stack and the passivation, and the chemical-related constant κ. Simulated results using the proposed model with a sensor dimension of 10 µm × 10 µm are shown in Fig. 3 . It can be found that, for large chemical area and terminal voltages, V thISFET nonlinearly increases.
C. Transconductance and Subthreshold Slope
Due to the existence of passivation capacitance, the transconductance of ISFETs shown referring to the remote gate are scaled down compared with MOSFETs with identical design dimensions. By combining (5) and transconductance in saturation for MOSFETs [19] , the transconductance of ISFETs can be derived as
By assuming that the depletion capacitance remains constant in deep weak inversion, the subthreshold slope can be represented by
D. Chemical Transconductance
In addition to electrical transconductance reduction, the chemical transconductance is scaled compared with custom ISFET sensors [22] , which is given by
where α is the scaling factor due to the double-layer model [16] . This value indicates a nonlinear reduction effect between the chemical transconductance of CMOS ISFETs and custommade ISFETs.
E. Drift and Noise
Due to the poor quality of the passivation layer as a sensing membrane, CMOS-based ISFETs suffer from many nonideal effects, including drift, noise, and temperature instability. The drift mechanism has been described as the dispersive transportation [9] , also combined with other effects such as leakage across the reference electrode [8] . In general, the variation of the surface-hydrated layer thickness changes the effective thickness of the passivation, hereby altering the potential drop across the insulator, i.e.,
where Q is both the intrinsic and trapped charge in this structure; ε ins and ε SL are the dielectric constants of the pH sensing membrane and the modified layer, respectively; whereas χ SL represents the depth change of this layer. This change is essentially applied at the remote gate, which can be combined with (7), causing long-term sensors output drift.
Although ISFET thermal noise is present in a wide spectrum within the chemical signal spectrum, the flicker-like noise dominates and alias slow chemical response. Low-frequency noise is studied in [7] , [8] , and [23] , in which a 1/f noise pattern was found when the gate leakage is lower than 1 nA. It was stated that the measured noise indicates the intrinsic MOSFET noise, provided the gate leakage through the reference electrode was minimal [8] . Moreover, it is believed that the ISFET has similar noise power compared with the MOSFET flicker noise [8] .
In a similar fashion to CMOS MOSFETs, we propose that ISFETs' flicker-like noise is due to both the intrinsic channel flicker and chemical noise, i.e.,
where K is the chemical-related effect due to long-term electrode degradation and surface chemical noise. A qualitative study is provided in Section IV.
III. METHODOLOGY
In order to evaluate the proposed model, a series of CMOS ISFETs with varying transistor channel size and chemical sensing area needs to be fabricated and measured. Since the passivation capacitance is the essential parameter, (1) can be evaluated by C pass calculated by the subthreshold slope using (8) , whereas the parasitic and gate insulator capacitance are either simulated or measured from fabricated devices. The threshold voltage of individual sensors can then be derived using the proposed model and compared against the measured results. Evaluation of drift and noise characteristics can be performed by long-term measurement. Furthermore, MOSFETs of comparable same electrical dimensions need to be fabricated on-site to provide an authoritative comparison with the traditional MOSFET model. Sections III-A and B detail the methodology with respect to the sensor development and experimental setup, respectively.
A. Sensor Implementation
All ISFET devices presented in this paper have been fabricated in a commercially available 0.35-µm 2P3M CMOS technology. P-type MOSFETs have served as the core devices for all ISFETs for establishing V SB = 0 to minimize any body effects. A continuous metal stack has been used to couple the IPG to the top metal layer [5] . The passivation layer of this technology consisting of SiO 2 and Si x N y was used to sense pH (2) with a total thickness of 22 µm. For characterization purposes, all the bulk and source terminals were tied together in a common source terminal. This scheme has been employed since the drain current is the only quantity requiring investigation.
Two sets of electrical dimensions and three sets of chemical dimensions have been used, resulting in a total of six different combinations. To distinguish between the various sensors, the devices were labeled, as shown in Table I . Fig. 4 is a microphotograph of the fabricated sensors, with the righthand-side image showing the cross section. The pitch between adjacent sensors has been set to twice the chemical dimension to minimize any crosstalk. MOSFETs of identical dimensions have been also fabricated on the same die.
B. Experimental Setup
After fabrication, the chips were directly mounted onto a printed circuit board, wire bonded, and encapsulated [24] with the sensing areas clearly exposed. Both the drain and common source of the sensors were connected to a semiconductor characterization system (Keithley 4200), and electrostatic discharge (ESD) protection was provided by using a source measure unit (Keithley 2602). During the test, the packaged sensors were immersed into electrolytes of known pH values. A Ag/AgCl reference electrode was used as the remote gate, providing the gate reference voltage through the electrolyte. A calibrated pH meter was also immersed into the electrolyte alongside the device under test to monitor the pH change for comparison against the ISFET results. A magnetic stirrer was used to ensure a uniform distribution of ions in the liquid. The entire experimental setup was enclosed within a Faraday cage to shield environmental electrical noise. The temperature of the electrolyte during the experiments was maintained at T = 27
• C.
IV. RESULTS AND VALIDATION OF THE MODEL
A. Overview
The overall electrical functionality of the ISFETs is proved by the I D -V GS sweeps, which are shown in Fig. 5(a) and (b) , with the corresponding MOSFET devices as references. The relevant chemical responses are shown in Fig. 6 , in which the ISFET output current tracks the pH change continuously. The overall chemical responses referred to the gate voltage are also listed in Table II .
B. First-Order Effects 1) Subthreshold Slope:
The subthreshold slope can be extracted from the I-V sweeps, which are listed in Table III . What can be observed is that the subthreshold slopes of the ISFET devices are much larger than those of the corresponding MOSFETs. In addition, these values are observed to be inversely proportional to the chemical sensing areas. 2) Passivation Capacitance: By using (8), the passivation capacitance based on measured results is calculated and illustrated in Fig. 7 for an increasing chemical area. Simulated results using (1) and an FEA tool are shown in the same graph as a reference. The geometric parameters used in the FEA tool are identical as the physical dimensions of the sensors.
Using a polynomial fit to the experimental data, this indicates that the effective capacitance increases by chemical area by a power of 0.7. This is in agreement with the FEA simulated results. The only discrepancy was a shift in the absolute capacitance. Possible reasons include inaccurate estimation of the dielectric medium thickness (due to the surface abrasion during chemical-mechanical polishing) and/or parasitics omitted from the previous assumption. Moreover, the included parasitic capacitance coupled to the floating gate can be much bigger than the electronic design automation (EDA) simulated results.
3) Threshold Voltage: Using the constant-current method described in [25] , the threshold voltages of the devices were extracted. The same method was also used for the intrinsic MOSFET devices, whose V th was consistent with the simulation results based on the BSIM 3v3 model [26] . The current limit to detect threshold voltage is 1 µA for 100 µm × 1 µm electrical dimensions and 100 nA for 10 µm × 10 µm devices. Fig. 8 exhibits the distribution of threshold voltage of all the fabricated sensors when exposed to a pH 7 buffer. The threshold voltages were found to be distributed across a broad range from −14 to +8 V without any obvious statistical correlation. This is believed to be due to the trapped charge and parasitic effect shown in (6) . For comparison, the corresponding MOSFET devices exhibited a consistent threshold voltage of around 0.6 V with a small deviation (standard expected mismatch). Fig. 9 compares measured results (solid dots) with the calculated threshold voltage (dashed area) using the proposed model, in which fairly good compliance can be found. The dashed area also illustrates the trapped charge error, which will be discussed in Section IV-C.
4) Drift and Noise:
It was found that the drift of CMOSbased ISFETs had a negligible dimensional relationship to the physical dimensions. The drift distribution and average drift are shown in Fig. 10 , with the red line indicating the corresponding MOSFETs. It is evident that the drift of ISFETs is distributed from 1.5 to 8.5 mV/h (with an average result of 5.8 mV/h). This is at least three times larger than the corresponding MOSFETs (which had 0.2 mV/2000 s). The trend of ISFETs' drift exhibited a relaxed-exponential characteristic, which is in accordance with (10) . Fig. 11 illustrates the low-frequency noise, where the dashed line indicates the simulation results of corresponding MOSFETs, and the solid line illustrates the measured results of MOSFETs fabricated on the same die. The scattered dots show the measured low-frequency noise, with the red dots indicating the average value and a gray area indicating the noise distribution. It was found that the measured MOSFET noise is one order of magnitude larger than simulation results. This can be attributed to the localized temperature drift and measurement system noise. This noise level is considered to be the baseline of this measurement system. No clear relationship is shown between noise magnitude and chemical sensing area within the devices tested. Therefore, according to (11) , the chemical flicker-like noise dominates within the tested spectrum. From empirical observation throughout our specimens, we estimate K = 1 nV 2 · Hz, severing as possible the detection limit of ISFETs' measurement limit, as well as the average exhibited noise floor. This confines that applications requiring measurement accuracy of 5 mV/h or lower can indeed be very challenging.
C. Second-Order Effects
This paper has largely focused on the first-order effects, whereas nonideal factors are also considered and included in 1) Chemical Capacitance: The chemical capacitance, including double-layer capacitance and faradaic impedance, is not directly related to the design parameters. However, in a low-frequency spectrum, where most chemical reactions take place, the Warburg capacitance effect in the proposed model is negligible [27] . According to [28] , chemical capacitance C chem , including Helm capacitance C Helm (the double-plate capacitance) and Gouy capacitance C Gouy (the double-layer distribution capacitance), is approximately 1 pF/µm 2 . Considering C ps + C pd + C psub as a parallel-plate capacitor, from top passivation to the substrate, the chemical capacitance is at least three orders of magnitude larger than the sum of all other parasitic capacitance values. Therefore, it has a negligible effect in (6)- (8) .
2) Trapped Charge: There are two possible mechanisms of trapping, namely, floating-gate charge and dielectric trapped charge on the passivation. In the floating gate, it is caused by residual electrons during fabrication [29] , giving an offset V thFGMOS of a several hundred millivolts [30] . In the passivation, Q TCp is due to intrinsic dangling bonds within Si x N y , buried site, or surface defects caused by extrinsic dangling bonds [18] , [31] . In (6) and [30] , the estimated ISFET V th variation caused by the floating-gate trapped charge is illustrated by the shadowed area in Fig. 9 . This demonstrates that devices with a small chemical area exhibit offsets of up to 2 V. This can be reduced to a negligible level by simply increasing the chemical area.
However, compared with the deviation in the measurement, for larger chemical areas, Q TCp is the more dominant as the measurement deviation becomes ten times larger than the estimation. This demonstrates that the effect of the trapped charge within the passivation layer can be equivalent or even higher than the effect of the trapped charge in the EMG.
V. CONCLUSION
This paper has, for the first time, presented a model for CMOS-based ISFET sensors that incorporates physical design geometry. It has been shown that this model can be used to provide a measure for nonideal effects such as threshold voltage variation, drift, and noise. This model has been verified by testing a number of CMOS-based ISFETs with varying electrical show that the sensors do exhibit an inversion region and chemical sensitivity, as expected, but with lower transconductance and subthreshold slopes when compared with their MOSFET counterparts. The passivation capacitance (extracted from the subthreshold slope) is in a good agreement with simulation results. The threshold voltage extracted from measured results was in accordance with simulated results with a reasonable error due to the trapped charge. The measured drift varied from 1 to 4 µV/s and was at least three orders of magnitude larger than those for the corresponding MOSFETs. The lowfrequency noise magnitude in the devices has been found to be one order of magnitude larger than that of the intrinsic MOSFETs. Using the model, an empirically derived value for the chemical noise is estimated, providing the minimum noise level for fabricated CMOS ISFETs.
Second-order effects such as chemical capacitance and trapped charge influence have been also discussed. By comparing the calculated V thISFET offset, it has been determined that, for devices with smaller chemical dimensions, the floatinggate charge dominates the offset, whereas in larger devices, the surface dielectric trapped charge is more dominant. By using this model, a design compromise can be made to dramatically reduce sensor offsets and errors. Moreover, a good estimation of the threshold voltage, transconductance, and noise can be derived, which not only eases the design specification for on-chip calibration circuits but also determines the measurement limit for specific ISFET sensors.
APPENDIX
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